

25G Ethernet Intel[®] Stratix[®] 10 FPGA IP Design Example User Guide

Updated for Intel[®] Quartus[®] Prime Design Suite: **19.2**

IP Version: 19.2.0





Contents

1. 25G Ethernet Intel [®] FPGA IP Quick Start Guide	4
1.1. Directory Structure	5
1.2. Generating the Design Example	6
1.2.1. Design Example Parameters	7
1.3. Simulating the 25G Ethernet Intel FPGA IP Design Example Testbench	
1.3.1. Procedure 1.4. Compiling and Configuring the Design Example in Hardware	
1.4.1. Procedure	
1.5. Changing Target Device in Hardware Design Example	
1.5.1. Procedure	9
1.6. Testing the 25G Ethernet Intel FPGA IP Design in Hardware	10
1.6.1. Procedure	10
2. 10G/25G Ethernet Single-Channel Design Example for Intel Stratix 10 Devices	12
2.1. Features	
2.2. Hardware and Software Requirements	12
2.3. Functional Description	
2.3.1. Design Components	15
2.4. Simulation	
2.4.1. Testbench	
2.4.2. Simulation Design Example Components	
2.4.3. Test Case—Design Example Without the IEEE 1588v2 Feature	17
2.4.4. Test Case—Design Example with the IEEE 1588v2 Feature	
2.5. Compilation	
2.6. Hardware Testing	
2.6.1. Test Procedure—Design Example Without the IEEE 1588v2 Feature	
2.6.2. Test Procedure—Design Example with the IEEE 1588v2 Feature	
3. 25G Ethernet Single-Channel Design Example for Intel Stratix 10 Devices	
3.1. Features	
3.2. Hardware and Software Requirements	
3.3. Functional Description	
3.3.1. Design Components	
3.4. Simulation.	
3.4.1. Testbench	
3.4.2. Simulation Design Example Components	
3.4.3. Test Case—Design Example Without the IEEE 1588v2 Feature	
3.4.4. Test Case—Design Example with the IEEE 1588v2 Feature	
3.5. Compilation	
3.6. Hardware Testing.	
3.6.1. Test Procedure—Design Example With and Without the IEEE 1588v2 Feature	
4. 25G Ethernet Multi-Channel Design Example for Intel Stratix 10 Devices	
4.1. Features	
4.2. Hardware and Software Requirements	
4.3. Functional Description	
4.3.1. Design Components	
4.4. Simulation	40




7. Document Revision History for the 25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide	51
6. 25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide Archives	50
5.1. Design Example Interface Signals.5.2. Design Example Registers.5.3. Using Transceiver Toolkit on H-Tile Production Device.	47
5. 25G Ethernet Intel FPGA IP Design Example References	46
4.6.1. Test Procedure	
4.6. Hardware Testing	
4.4.3. Test Case 4.5. Compilation	
4.4.2. Simulation Design Example Components	
4.4.1. Testbench	40



1. 25G Ethernet Intel[®] FPGA IP Quick Start Guide

The 25G Ethernet (25GbE) Intel[®] FPGA IP core for Intel Stratix[®] 10 devices provides the capability of generating design examples for selected configurations.

Figure 1. Development Stages for the Design Example



Related Information

 10G/25G Ethernet Single-Channel Design Example for Intel Stratix 10 Devices on page 12

Provides details for the 10G/25G Ethernet single-channel design example.

 25G Ethernet Single-Channel Design Example for Intel Stratix 10 Devices on page 27

Provides details for the 25G Ethernet single-channel design example.

 25G Ethernet Multi-Channel Design Example for Intel Stratix 10 Devices on page 38

Provides details for the 25G Ethernet multi-channel design example.

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. *Other names and brands may be claimed as the property of others.




1. 25G Ethernet Intel[®] FPGA IP Quick Start Guide UG-20110 | 2020.04.13



1.1. Directory Structure

Figure 2. Directory Structure for the 25G and 10G/25G Ethernet Design Examples



- The simulation files (testbench for simulation only) are located in <design_example_dir>/example_testbench.
- The compilation-only design example is located in <design_example_dir>/ compilation_test_design.
- The hardware configuration and test files (the design example in hardware) are located in <design_example_dir>/hardware_test_design.

Table 1. Directory and File Descriptions

File Names	Description
eth_ex_25g.qpf	Intel Quartus [®] Prime project file.
eth_ex_25g.qsf	Intel Quartus Prime project settings file.
eth_ex_25g.sdc	Synopsys Design Constraints file. You can copy and modify this file for your own 25GbE Intel FPGA IP core design.
eth_ex_25g.v	Top-level Verilog HDL design example file. Single-channel design uses Verilog file.
common/	Hardware design example support files.
hwtest/main.tcl	Main file for accessing System Console.



1.2. Generating the Design Example

Figure 3. Procedure



Figure 4. Example Design Tab in the 25G Ethernet Intel FPGA IP Parameter Editor

em:my_25g Pa	th: alt_e25s10_0	
	ntel FPGA IP	Details
25s10		Generate Example Design
Example Desig	jn l	
Available Exampl	e Designs	
xample design:	Single-Channel Design 💌	
Example Design	Files	
Simulation		
Synthesis		
enerated HDL F		
enerate File Form	at: Verilog 📼	
Target Developm		
elect board:	Stratix 10 GX Signal Integrity L-Tile (Prod) Development Kit 💌	
arget device: 15X	280LU2F50E1YG	
-		
elected design su	pports generation, simulation, and Quartus compile flows for any he hardware support is provided through selected Development kit(s)	
ith a specific devi	ce. To exclude hardware aspects of example design, select "None"	
om the "Target D	evelopment Kit* pull down menu.	

Follow these steps to generate the hardware design example and testbench:

- In the Intel Quartus Prime Pro Edition software, click File ➤ New Project Wizard to create a new Quartus Prime project, or File ➤ Open Project to open an existing Quartus Prime project. The wizard prompts you to specify a device.
- 2. In the IP Catalog, locate and select **25G Ethernet Intel FPGA IP**. The **New IP Variation** window appears.
- 3. Specify a top-level name for your IP variation and click OK. The parameter editor adds the top-level .ip file to the current project automatically. If you are prompted to manually add the .ip file to the project, click Project ➤ Add/ Remove Files in Project to add the file.
- In the Intel Quartus Prime Pro Edition software, you must select a specific Intel Stratix 10 device in the **Device** field, or keep the default device that the Intel Quartus Prime software proposes.
 - *Note:* The hardware design example overwrites the selection with the device on the target board. You specify the target board from the menu of design example options in the **Example Design** tab (Step 8).
- 5. Click **OK**. The parameter editor appears.
- 6. On the **IP** tab, specify the parameters for your IP core variation.
- 7. On the **Example Design** tab, for **Example Design Files**, select the **Simulation** option to generate the testbench, and select the **Synthesis** option to generate the hardware design example. Only Verilog HDL files are generated.





Note: A functional VHDL IP core is not available. Specify Verilog HDL only, for your IP core design example.

- 8. For Target Development Kit, select the Stratix 10 GX Signal Integrity L-Tile (Prod) Development Kit.
 - *Note:* The target device of the generated hardware example design is for Intel Stratix 10 GX Signal Integrity L-Tile (Production) Development Kit (1SX280LU2F50E1VG) and may differ from your selected device. The target device can be changed after hardware design example generation has completed. For the procedure to change the target device, refer to *Changing Target Device in Hardware Design Example*.
- 9. Click **Generate Example Design**. The **Select Example Design Directory** window appears.
- 10. If you want to modify the design example directory path or name from the defaults displayed (alt_e25s10_0_example_design), browse to the new path and type the new design example directory name (<design_example_dir>).
- 11. Click OK.

Related Information

Changing Target Device in Hardware Design Example on page 9

1.2.1. Design Example Parameters

Table 2.Parameters in the Example Design Tab

Parameter	Description
Example Design	Available example designs for the IP parameter settings.
Example Design Files	 The files to generate for the different development phase. Simulation—generates the necessary files for simulating the example design. Synthesis—generates the synthesis files. Use these files to compile the design in the Intel Quartus Prime Pro Edition software for hardware testing and perform static timing analysis.
Generate File Format	The format of the RTL files for simulation—Verilog.
Select Board Supported hardware for design implementation. When you Intel FPGA development board, use device 1SX280LU2F50E Target Device for design example generation. If this menu is not available, there is no supported board for	
	 that you select. Stratix 10 GX Signal Integrity L-Tile (Prod) Development Kit: This option allows you to test the design example on the selected Intel FPGA IP development kit. This option automatically selects the <i>Target Device</i> of 1SX280LU2F50E1VG. If your board revision has a different device grade, you can change the target device. None: This option excludes the hardware aspects for the design example.





1.3. Simulating the 25G Ethernet Intel FPGA IP Design Example Testbench

1.3.1. Procedure

You can compile and simulate the design by running a simulation script from the command prompt.



- At the command prompt, change the working directory to <design_example_dir>/example_testbench.
- 2. Run the simulation script for the supported simulator of your choice. The script compiles and runs the testbench in the simulator.

Table 3. Steps to Simulate the Testbench

Simulator	Instructions	
ModelSim*	In the command line, type vsim -do run_vsim.do.	
	If you prefer to simulate without bringing up the ModelSim GUI, type vsim -c -do run_vsim.do.	
	Note: The ModelSim-AE and ModelSim-ASE simulators cannot simulate this IP core. You must use another supported ModelSim simulator such as ModelSim SE.	
VCS*	In the command line, type sh run_vcs.sh	
NCSim	In the command line, type sh run_ncsim.sh	
Xcelium*	In the command line, type sh run_xcelium.sh	


A successful simulation ends with the following message:

Simulation Passed. or Testbench complete. After successful completion, you can analyze the results.

1.4. Compiling and Configuring the Design Example in Hardware

The 25G Ethernet Intel FPGA IP core parameter editor allows you to compile and configure the design example on a target development kit.

1.4.1. Procedure







To compile and configure a design example on hardware, follow these steps:

- 1. Launch the Intel Quartus Prime Pro Edition software and select **Processing** ➤ **Start Compilation** to compile the design.
- 2. After you generate an SRAM object file .sof, follow these steps to program the hardware design example on the Intel Stratix 10 device:
 - a. On the Tools menu, click Programmer.
 - b. In the Programmer, click **Hardware Setup**.
 - c. Select a programming device.
 - d. Select and add the Intel Stratix 10 GX board to your Intel Quartus Prime Pro Edition session.
 - e. Ensure that Mode is set to JTAG.
 - f. Select the Intel Stratix 10 device and click Add Device. The Programmer displays a block diagram of the connections between the devices on your board.
 - g. In the row with your .sof, check the box for the .sof.
 - h. Check the box in the **Program/Configure** column.
 - i. Click Start.
 - *Note:* This design targets the Intel Stratix 10 device. Please contact your Intel FPGA representative to inquire about a platform suitable to run this hardware example.

Related Information

- Incremental Compilation for Hierarchical and Team-Based Design
- Programming Intel FPGA Devices

1.5. Changing Target Device in Hardware Design Example

If you have selected **Intel Stratix 10 GX Signal Integrity L-Tile (Production) Development Kit** as your target device, the 25G Ethernet Intel FPGA IP core generates a hardware example design for target device 1SX280LU2F50E1VG. This device may differ from the device on your development kit.

1.5.1. Procedure


To change the target device in your hardware design example, follow these steps:

- 1. Launch the Intel Quartus Prime Pro Edition software and open the hardware test project file /hardware_test_design/eth_ex_25g.qpf.
- 2. On the **Assignments** menu, click **Device**. The **Device** dialog box appears.
- 3. In the **Device** dialog box, select 1SG280LU2F50E2VG (L-tile) or 1SG280HU1F50E2VG (H-tile) in the target device table that matches the device part number on your development kit. Refer to the *Stratix 10 GX Signal Integrity Development Kit* link on the Intel website for more information.
- 4. A prompt appears when you select a device, as shown in the figure below. Select **No** to preserve the generated pin assignments and I/O assignments.





Figure 5. Intel Quartus Prime Prompt for Device Selection



 If you select 1SG280HU2F50E2VG (H-Tile GX) as your target device, click Upgrade IP Components in the Project menu, select 25G Ethernet FPGA IP from the list of IP components, and click Upgrade in Editor. Regenerate this IP component.

Note: If you select 1SG280LU1F50E2VG (L-Tile GX) as your target device, skip this step if you are using the same Quartus and IP version.

- 6. Modify the pin assignment of cpu_resetn port to pin AW10 through Pin Planner or Assignment Editor in the Intel Quartus Prime Pro Edition. No other pin assignment modifications are required for the design example. When you generate the design example targeting other Intel Stratix 10 development kits, refer to the respective development kit user guides for pin assignment.
- 7. Perform full compilation of your design.

You can now test the design on your hardware.

Related Information

- Stratix 10 GX Signal Integrity Development Kit
- Intel Stratix 10 GX Transceiver Signal Integrity Development Kit User Guide

1.6. Testing the 25G Ethernet Intel FPGA IP Design in Hardware

1.6.1. Procedure

After you compile the 25G Ethernet Intel FPGA IP core design example and configure it on your Intel Stratix 10 device, you can use the System Console to program the IP core and its embedded Native PHY IP core registers.

To turn on the System Console and test the hardware design example, follow these steps:

- 1. In the Intel Quartus Prime Pro Edition software, select **Tools ≻ System Debugging Tools ≻ System Console** to launch the system console.
- In the Tcl Console pane, type cd hwtest to change directory to / hardware_test_design/hwtest.
- 3. Type source main.tcl to open a connection to the JTAG master.

Follow the test procedure in the *Hardware Testing* section of the design example and observe the test results in the System Console.



1. 25G Ethernet Intel[®] FPGA IP Quick Start Guide UG-20110 | 2020.04.13



Related Information

Analyzing and Debugging Designs with System Console





2. 10G/25G Ethernet Single-Channel Design Example for Intel Stratix 10 Devices

The 10G/25G Ethernet single-channel design example demonstrates an Ethernet solution for Intel Stratix 10 devices using the 25G Ethernet Intel FPGA IP core.

Generate the design example from the **Example Design** tab of the 25G Ethernet Intel FPGA IP parameter editor. You can choose to generate the design with or without the IEEE 1588v2 feature. You can also choose to generate the design with or without the Reed-Solomon Forward Error Correction (RS-FEC) feature.

2.1. Features

- Supports single Ethernet channel operating at either 10G or 25G.
- Generate design example with IEEE 1588v2 feature.
- Generate design example with RS-FEC feature.
- Generates design example separately from Intel Stratix 10 Transceiver Native PHY.
- Provides testbench and simulation script.

2.2. Hardware and Software Requirements

Intel uses the following hardware and software to test the design example in a Linux system:

- Intel Quartus Prime Pro Edition software.
- ModelSim-SE, NCSim (Verilog only), VCS, and Xcelium simulator.
- Intel Stratix 10 GX Signal Integrity L-Tile (Production) Development Kit (1SX280LU2F50E1VG) for hardware testing.

2.3. Functional Description

The 10G/25G Ethernet single-channel design example consists of two core variants— MAC+PCS+PMA and MAC+PCS. The following block diagrams show the design components and the top-level signals of the two core variants in the 10G/25G Ethernet single-channel design example.





Figure 6.Block Diagram-10G/25G Ethernet Single-Channel Design Example (MAC
+PCS+PMA Core Variant) Without the IEEE 1588v2 Feature






Figure 7. Block Diagram—10G/25G Ethernet Single-Channel Design Example (MAC +PCS+PMA Core Variant) with the IEEE 1588v2 Feature



Send Feedback




Figure 8.Block Diagram-10G/25G Ethernet Single-Channel Design Example (MAC
+PCS Core Variant) Without the IEEE 1588v2 Feature



1. Components outside of this block are part of the design example only.

Figure 9. Block Diagram—10G/25G Ethernet Single-Channel Design Example (MAC +PCS Core Variant) with the IEEE 1588v2 Feature



Components outside of this block are part of the design example only.





2.3.1. Design Components

Table 4.Design Components

Component	Description	
25G Ethernet Intel FPGA IP	Consists of MAC, PCS, and Transceiver PHY, with the following configuration: • Core Variant: MAC+PCS+PMA, MAC+PCS • Enable flow control: Optional • Enable link fault generation: Optional • Enable preamble passthrough: Optional • Enable statistics collection: Optional • Enable MAC statistics counters: Optional • Enable 10G/25G dynamic rate switching: Selected • Enable Native PHY Debug Master Endpoint (NPDME): Optional • Reference clock frequency: 644.531250/322.265625 For the design example with the IEEE 1588 feature, the following additional parameters are configured: • Enable IEEE 1588: Selected • Time of day format: Enable 96-bit timestamp format ⁽¹⁾ For the design example with the RS-FEC feature, the following additional parameter is configured: • Enable RS-FEC: Selected	
Reconfiguration Sequencer	Reconfigures the transceiver channel speed from 10 Gbps to 25 Gbps, and vice versa.	
ATX PLL	Generates TX serial clocks for the 10G and 25G transceivers.	
Client logic	 Consists of: Traffic generator, which generates burst packets to the 25G Ethernet Intel FPGA IP core for transmission. Traffic monitor, which receives burst packets from the 25G Ethernet Intel FPGA IP core. 	
Source and Probe	Source and probe signals, including system reset input signal, which you can use for debugging.	
Design Components for th	e IEEE 1588v2 Feature	
Sampling PLL	 Generates the clocks for the IEEE 1588v2 design components. latency_sclk: 156.25 MHz for latency measurement. sampling_clk: 250 MHz for ToD synchronization 	
Time-of-day (ToD) Sync	Synchronizes the 10G and 25G ToDs.	
ToD Tx	ToD for transmit paths for the 10G and 25G transceivers.	
ToD Rx	ToD for receive paths for the 10G and 25G transceivers.	
Master Precision Time Protocol (PTP)	 Master PTP consists of a packet generator and a packet receiver. Packet generator: Obtains timestamp information from the 25G Ethernet Intel FPGA IP core and generates Avalon[®]-ST packets such as Sync packet and Delay Response packet. Packet receiver: Obtains the delay request packet information from the 25G Ethernet Intel FPGA IP core and produces timestamp values. 	
Slave PTP	Slave PTP consists of a packet generator, a packet receiver, and packet compute.	
	continued	

⁽¹⁾ The 10G/25G Ethernet single-channel design example with IEEE 1588v2 feature only supports 96-bit timestamp format.





Component	Description		
	• Packet generator: Obtains timestamp information from the 25G Ethernet Intel FPGA IP core and generates Avalon-ST packets such as Delay Request packet.		
	 Packet receiver: Obtains the Sync and Delay Response packets information from the 25G Ethernet Intel FPGA IP core and produces timestamp values. 		
	 Packet compute: Calculates and produces the delay and offsets value based on the timestamp values. 		

2.4. Simulation

The testbench sends traffic through the IP core, exercising the transmit side and receive side of the IP core.

Related Information

Simulating the 25G Ethernet Intel FPGA IP Design Example Testbench on page 8

2.4.1. Testbench

Figure 10. Block Diagram of the 10G/25G Ethernet Single-Channel Design Example Simulation Testbench




Table 5.Testbench Components

Component	Description
Device under test (DUT)	The 25G Ethernet Intel FPGA IP core.
Reconfiguration Sequencer	Reconfigures the transceiver channel speed from 10 Gbps to 25 Gbps, and vice versa.
Ethernet Packet Generator and Packet Monitor	 Packet generator generates frames and transmit to the DUT. Packet Monitor monitors TX and RX datapaths and displays the frames in the simulator console.
ATX PLL	Generates a TX serial clock for the Intel Stratix 10 10G/25G transceiver which is wrapped in the 25G Ethernet Intel FPGA IP core.





Note: For the 10G/25G Ethernet single-channel design example with IEEE 1588v2 feature simulation testbench, refer to Figure 7 on page 13.

2.4.2. Simulation Design Example Components

Table 6. 10G/25G Ethernet Single-Channel Design Example Testbench File **Descriptions**

File Name	Description	
Testbench and Simulation Files		
basic_avl_tb_topsv Top-level testbench file. The testbench instantiates the performs Avalon-MM configuration on design component and client logic, and sends and receives packet to or from the performance of the p		
Testbench Scripts		
run_vsim.do	The ModelSim script to run the testbench.	
run_vcs.sh	The Synopsys VCS script to run the testbench.	
run_ncsim.sh	The Cadence NCSim script to run the testbench.	
run_xcelium.sh	The Xcelium script to run the testbench.	

2.4.3. Test Case—Design Example Without the IEEE 1588v2 Feature

The simulation test case performs the following actions:

- 1. Instantiates 25G Ethernet Intel FPGA IP and ATX PLL.
- 2. Starts up the design example with an operating speed of 25G.
- 3. Waits for RX clock and PHY status signal to settle.
- 4. Prints PHY status.
- 5. Sends and receives 10 valid data on 25G speed.
- 6. Performs channel reset and switches to 10G speed.
- 7. Waits for RX clock and PHY status signal to settle.
- 8. Prints PHY status.
- 9. Sends and receives another 10 valid data on 10G speed.
- 10. Performs channel reset and switches to 25G speed.
- 11. Waits for RX clock and PHY status signal to settle.
- 12. Prints PHY status.
- 13. Sends and receives another 10 valid data on 25G speed.
- 14. Analyzes the results. The successful testbench displays "Simulation PASSED.".

The following sample output illustrates a successful simulation test run:

4...

```
Waiting for RX alignment
RX deskew locked
RX lane alignmnet locked
TX enabled
** Sending Packet
                              1...
** Sending Packet
                              2...
** Sending Packet
                              3...
** Sending Packet
** Sending Packet
                              5...
```



 ** Sending Packet
 6...

 ** Sending Packet
 7...

 ** Sending Packet
 8...
 ** Received Packet ** Received Packet 1... 1... 2... 9... 10... ** Sending Packet ** Sending Packet ** Received Packet 3... ** Received Packet ** Received Packet 4... ** Received Packet ** Received Packet ** Received Packet ** Received Packet Switching to 100 ----5... 7... 8... 9... 10... Switching to 10G mode: 10G Reconfig start Switching to 10G mode: 10G Reconfig End Waiting for RX alignment RX deskew locked RX lane alignment locked TX enabled ** Sending Packet 1... ** Sending Packet ** Sending Packet 2... 3... ** Sending Packet ** Sending Packet ** Sending Packet 4... 5... 7.. 8... 1... 6... ** Sending Packet ** Sending Packet ** Sending Facket ** Received Packet ** Received Packet ** Sending Packet ** Sending Packet ** Received Packet 1... 2... ** Received Packet 1...
** Received Packet 2...
** Sending Packet 9...
** Sending Packet 10...
** Received Packet 3...
** Received Packet 4...
** Received Packet 5...
** Received Packet 7...
** Received Packet 8...
** Received Packet 9...
** Received Packet 10...
Switching to 25G mode: 25G Reconf. Switching to 25G mode: 25G Reconfig start Switching to 25G mode: 25G Reconfig End Waiting for RX alignment RX deskew locked RX lane alignment locked TX enabled 3. 4... 5.... 6... 7.. 8. 4t 1 ret ** Sending Packet 1... ** Sending Packet ** Received Packet ** Received Packet ** Sending Packet ** Sending Packet ** Received Packet ** Received Packet 5... 7... ** Received Packet ** Received Packet ** Received Packet8...** Received Packet9...** Received Packet10... * * ** Testbench complete. * *





2.4.4. Test Case—Design Example with the IEEE 1588v2 Feature

Note: For 10G/25G Ethernet single-channel design example with IEEE 1588v2 feature simulation testbench, refer to Figure 7 on page 13.

The simulation test case performs the following actions:

- 1. Instantiates 25G Ethernet Intel FPGA IP, ATX PLL, and IO PLL (sampling PLL).
- 2. Starts up the design example with an operating speed of 25G.
- 3. Waits for RX clock and PHY status signal to settle.
- 4. Prints PHY status.
- 5. Checks for 10 valid data on 25G speed.
- 6. Switches to 10G speed.
- 7. Waits for RX clock and PHY status signal to settle.
- 8. Prints PHY status.
- 9. Checks for another 10 valid data on 10G speed.
- 10. Switches to 25G speed once all 10 valid data passes.
- 11. Waits for RX clock and PHY status signal to settle.
- 12. Prints PHY status.
- 13. Checks for another 10 valid data on 25G speed.
- 14. Analyzes the results. The successful testbench displays "Simulation PASSED." when the PTP delay and offset data is within the threshold value.

The following sample output illustrates a successful simulation test run:

```
# Running at 25G mode...
#
# Waiting for RX alignment...
# iatpg_pipeline_global_en is set
# iatpg_pipeline_global_en is set
# RX deskew locked.
# RX lane aligmnent locked.
# Sending packets...
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x000000000000000064457
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x00000000000000000000000
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000064bb4
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x00000000000ffffffff8a2
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000643b5
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x000000000000000000000520
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x00000000000000000634fb
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x00000000000000000000000
# Offset within tolerence range.
#
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000063f3b
```

Send Feedback



2. 10G/25G Ethernet Single-Channel Design Example for Intel Stratix 10 Devices UG-20110 | 2020.04.13

```
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x00000000000000000000000
 Offset within tolerence range.
#
#
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000063a1a
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x00000000000000000000000
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x000000000000000006445a
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x00000000000000000000000
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000063e95
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x00000000000000000000000
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x00000000000000000648d5
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x00000000000000000000000
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x00000000000000000643b5
# Offset within tolerence range.
#
# Finished sending packets.
# Switching to 10G mode: 10G Reconfig starts...
# Switching to 10G mode: 10G Reconfig End.
# Waiting for RX alignment...
# RX deskew locked.
# RX lane aligmnent locked.
# Configuring 1588 period...
# Configuring 1588 period done.
# Sending packets...
# Offset within tolerence range.
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x000000000000ffffffff99a0
# Offset within tolerence range.
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x00000000000ffffffffa66d
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x00000000000000000dfa97
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000006660
 Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000001431
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000000000993
#
 Offset within tolerence range.
#
#
```





```
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000002db7
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x00000000000fffffffffccc0
# Offset within tolerence range.
#
#
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x00000000000000000001431
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x000000000000ffffffff8006
# Offset within tolerence range.
#
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x00000000000000000000e60e4
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x00000000000fffffffff320
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x00000000000000000dfa97
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x000000000000000000005993
# Offset within tolerence range.
#
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000000874b
# Offset within tolerence range.
# Finished sending packets.
#
# Switching to 25G mode: 25G Reconfig start...
# Switching to 25G mode: 25G Reconfig end.
# Waiting for RX alignment...
# RX deskew locked.
# RX lane aligmnent locked.
# Configuring 1588 period...
# Configuring 1588 period done.
#
# Sending packets...
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000063c58
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x00000000000000000000000
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000063c58
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x000000000000000000000000
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000006502f
# Offset within tolerence range.
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x000000000000000006554d
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000064b10
# Offset within tolerence range.
```

#



```
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000064b10
#
 #
 Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000064bb4
 #
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000064bb4
 #
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000065a6c
 #
# Offset within tolerence range.
#
# Finished sending packets.
#
 * *
#
#
 ** Testbench complete.
#
 * *
```

2.5. Compilation

Follow the procedure in Compiling and Configuring the Design Example in Hardware on page 8 to compile and configure the design example in the selected hardware.

You can estimate resource utilization and Fmax using the compilation-only design example. You can compile your design using the **Start Compilation** command on the **Processing** menu in the Intel Quartus Prime Pro Edition software. A successful compilation generates the compilation report summary.

For more information, refer to *Design Compilation* in the *Compiler User Guide: Intel Quartus Prime Pro Edition*.

Related Information

Design Compilation

In Compiler User Guide: Intel Quartus Prime Pro Edition

2.6. Hardware Testing

In the hardware design example, you can program the IP core in internal serial loopback mode and generate traffic on the transmit side that loops back through the receive side.

Follow the procedure at the provided related information link to test the design example in the selected hardware.

Related Information

Testing the 25G Ethernet Intel FPGA IP Design in Hardware on page 10 More information on the procedure and hardware setup.





2.6.1. Test Procedure–Design Example Without the IEEE 1588v2 Feature

Follow these steps to test the design examples in hardware using PMA serial loopback:

- *Note:* The design example starts with default data rate of 25G.
 - 1. Perform data rate switching to 10G:
 - a. In Intel Quartus Prime Pro Edition software, go to **Tools > In-System Sources & Probes Editor** tool to open the default source and probe GUI.
 - b. Set the source bit[1] in source and probe to 1.
 - 2. Perform data rate switching to 25G:
 - a. In Intel Quartus Prime Pro Edition software, go to **Tools ➤ In-System Sources & Probes Editor** tool to open the default source and probe GUI.
 - b. Set the source bit[1] in source and probe to 0.
 - 3. Perform system reset release after executing the data rate reconfiguration:
 - a. Click **Tools** ➤ **In-System Sources & Probes Editor** tool for the default Source and Probe GUI.
 - b. Toggle the system reset signal (Source[0]) from 0 to 1 to apply the reset and return the system reset signal back to 0 to release the system from the reset state.
 - c. Monitor the Probe signals and ensure that the status is valid.
 - 4. Run the following commands in the system console to start the serial loopback test:

Table 7.Command Parameters

Parameter	Description	Example Usage
chkphy_status <link num></link 	Displays the clock frequencies and PHY lock status.	<pre>% chkphy_status 0 # Check status of link 0</pre>
chkmac_stats	Displays the values in the MAC statistics counters.	<pre>% chkmac_stats 1 # Checks mac statistics counter of link 1</pre>
clear_all_stats num>	Clears the IP core statistics counters.	% clear_all_stats 1 # Clears statistics counter of link 1
start_gen <link num=""/>	Starts the packet generator.	% start_gen 1 # Begin packet generation on link 1
stop_gen <link num=""/>	Stops the packet generator.	% stop_gen 1 # Stop packet generation on link 1
loop_on <link num=""/>	Turns on internal serial loopback.	% loop_on 2 # Turn on internal loopback on link 2
loop_off <link num=""/>	Turns off internal serial loopback.	<pre>% loop_off 2 # Turn off internal loopback on link 2</pre>
reg_read <addr></addr>	Returns the IP core register value at <i>addr</i> >.	% reg_read 0x302 # Read IP CSR register at address 302 of link 0
		continued





Parameter	Description	Example Usage
		<pre>% reg_read 0x4542 # Read transceiver reconfiguration register at address 4542 of link 0</pre>
reg_write <addr> <data></data></addr>	Writes < <i>data</i> > to the IP core register at address < <i>addr</i> >.	<pre>% reg_write 0x30301 0x1 # Write 0x1 to IP CSR scratch register at address 301 of link 3</pre>
		<pre>% reg_write 0x34542 0x0 # Write 0x0 to transceiver reconfiguration register at address 4542 of link 3</pre>

- *Note:* a. For single-channel design, *<link num>* is always 0.
 - b. For multi-channel design, *<link num>* is the channel number. The valid channel number range is 0 to 3.
- a. Type loop_on <*link num*> to turn on the internal serial loopback mode.
- b. Type chkphy_status <link num> to check the status of the PHY. The TXCLK, RXCLK, and RX status should have the same values shown below for a stable link:

Figure 11. System Console Example Printout

Link: 0 Addr: 300 RX PHY Register Access: Checking Clock Frequencies (KHz) REFCLK :0 (KHZ) TXCLK :39065 (KHZ) RXCLK :39064 (KHZ) Link: 0 Addr: 300 RX PHY Status Polling Rx Frequency Lock Status 0x00000001 Mac Clock in OK Condition? 0x00000007 Rx Frame Error 0x00000000 Rx PHY Fully Aligned? 0x0000001

- c. Type clear_all_stats </ rows to clear TX and RX statistics registers.
- d. Type start_gen <link num> to begin packet generation.
- e. Type stop_gen <link num> to stop packet generation.
- f. Type chkmac_stats </ink num> to read the TX and RX statistics counters. Make sure that:
 - i. The transmitted packet frames match the received packet frames.
 - ii. No error frames are received.
- g. Type loop_off </mre>link num> to turn off the internal serial loopback.





Note: The above configuration is applied to the default 25G mode for the first time.

Figure 12. Sample Test Output—TX and RX Statistics Counters

STATISTICS FOR BASE 2304 (Rx)
Fragmented Frames : 0
Jabbered Frames : 0
Any Size with FCS Err Frame : 0
Right Size with FCS Err Fra : 0
Aulticast data Err Frames : 0
Broadcast data Err Frames : 0
Jnicast data Err Frames : 0
Aulticast control Err Frame : 0
Broadcast control Err Frame : 0
Jnicast control Err Frames : 0
Pause control Err Frames : 0
54 Byte Frames : 375474
55 - 127 Byte Frames : 187736
128 - 255 Byte Frames : 0
256 - 511 Byte Frames : O
512 - 1023 Byte Frames : 0
1024 - 1518 Byte Frames : 0
1519 - MAX Byte Frames : 0
> MAX Byte Frames : 0
Rx Frame Starts : 0
Aulticast data OK Frame : 0
Broadcast data OK Frame : 0
Jnicast data OK Frames : 563210
Aulticast Control Frames : 0
Broadcast Control Frames : 0
Jnicast Control Frames : 0
Pause Control Frames : 0
Payload Octets OK : 27409548
Frame Octets OK : 37547328
Link: 0 Addr: 800
STATISTICS FOR BASE 2048 (Tx)
STATISTICS FOR BASE 2048 (Tx)
STATISTICS FOR BASE 2048 (Tx)
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Jabbered Frames : 0
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Jabbered Frames : 0 Any Size with FCS Err Frame : 0
STATISTICS FOR BASE 2048 (Tx)
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Jabbered Frames : 0 Any Size with FCS Err Frame : 0
STATISTICS FOR BASE 2048 (Tx)
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Jabbered Frames : 0 Any Size with FCS Err Frame : 0 Alght Size with FCS Err Fra : 0 Allicast data Err Frames : 0 Broadcast data Err Frames : 0
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Jabbered Frames : 0 Any Size with FCS Err Frame : 0 Aight Size with FCS Err Fra : 0 Aulticast data Err Frames : 0 Jnicast data Err Frames : 0
STATISTICS FOR BASE 2048 (Tx)
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Jabbered Frames : 0 Any Size with FCS Err Fra : 0 Alght Size with FCS Err Fra : 0 Alulticast data Err Frames : 0 Broadcast data Err Frames : 0 Jnicast data Err Frames : 0 Stroadcast control Err Frame : 0 Broadcast control Err Frame : 0
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Any Size with FCS Err Frame : 0 Alight Size with FCS Err Fra : 0 Aulticast data Err Frames : 0 Jnicast data Err Frames : 0 Jnicast data Err Frames : 0 Jnicast control Err Frame : 0 Stoadcast control Err Frame : 0 Jnicast control Err Frame : 0
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Aubered Frames : 0 Aught Size with FCS Err Frame : 0 Right Size with FCS Err Frame : 0 Aulticast data Err Frames : 0 Jnicast data Err Frames : 0 Jnicast control Err Frame : 0 Broadcast control Err Frame : 0 Pause control Err Frames : 0
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Jabbered Frames : 0 Any Size with FCS Err Fra : 0 Aught Size with FCS Err Fra : 0 Aulticast data Err Frames : 0 Broadcast data Err Frames : 0 Aulticast control Err Frame : 0 Broadcast control Err Frame : 0 Dicast control Err Frame : 0 Pause control Err Frames : 0 Pause control Err Frames : 0 Pause frames : 375474
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Aubered Frames : 0 Aught Size with FCS Err Frame : 0 Right Size with FCS Err Frame : 0 Aulticast data Err Frames : 0 Jnicast data Err Frames : 0 Jnicast control Err Frame : 0 Broadcast control Err Frame : 0 Pause control Err Frames : 0
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Jabbered Frames : 0 Any Size with FCS Err Fra : 0 Aught Size with FCS Err Fra : 0 Aulticast data Err Frames : 0 Broadcast data Err Frames : 0 Aulticast control Err Frame : 0 Broadcast control Err Frame : 0 Dicast control Err Frame : 0 Pause control Err Frames : 0 Pause control Err Frames : 0 Pause frames : 375474
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Any Size with FCS Err Frame : 0 Alight Size with FCS Err Frame : 0 Aulticast data Err Frames : 0 Jnicast data Err Frames : 0 Jnicast control Err Frame : 0 Broadcast control Err Frame : 0 Broadcast control Err Frame : 0 Pause control Err Frames : 0 Pause control Err Frames : 0 Pause tontrol Err Frames : 0 Pause tontrol Err Frames : 0 Pause frames : 375474 55 - 127 Byte Frames : 187736 128 - 255 Byte Frames : 0
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Jabbered Frames : 0 Any Size with FCS Err Frame : 0 Right Size with FCS Err Frames : 0 Broadcast data Err Frames : 0 Broadcast data Err Frames : 0 Diciast data Err Frames : 0 Broadcast control Err Frame : 0 Broadcast control Err Frames : 0 Broadcast control Err Frames : 0 Base control Err Frames : 0 54 Byte Frames : 187736 128 - 255 Byte Frames : 0 55 - 511 Byte Frames : 0
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Any Size with FCS Err Frame : 0 Alght Size with FCS Err Frames : 0 Broadcast data Err Frames : 0 Broadcast data Err Frames : 0 Jnicast data Err Frames : 0 Aulticast control Err Frame : 0 Dinicast control Err Frames : 0 Pause control Err Frames : 0 Pause control Err Frames : 0 Pause control Err Frames : 0 26 Byte Frames : 187736 L28 - 255 Byte Frames : 0 512 - 1023 Byte Frames : 0
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Any Size with FCS Err Frame : 0 Aight Size with FCS Err Fra : 0 Aulticast data Err Frames : 0 Jnicast data Err Frames : 0 Jnicast data Err Frames : 0 Jnicast control Err Frame : 0 Jnicast control Err Frame : 0 Jnicast control Err Frames : 0 Pause control Err Frames : 0 24 Byte Frames : 187736 L28 - 255 Byte Frames : 0 156 - 511 Byte Frames : 0 512 - 1023 Byte Frames : 0
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Jabbered Frames : 0 Any Size with FCS Err Frame : 0 Right Size with FCS Err Frame : 0 Broadcast data Err Frames : 0 Jnicast data Err Frames : 0 Multicast control Err Frame : 0 Broadcast control Err Frame : 0 Broadcast control Err Frame : 0 Pause control Err Frames : 0 54 Byte Frames : 187736 L28 - 255 Byte Frames : 0 12 - 1023 Byte Frames : 0 12 - 1023 Byte Frames : 0 12 - 1023 Byte Frames : 0 12 - 1518 Byte Frames : 0
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Any Size with FCS Err Frame : 0 Any Size with FCS Err Frame : 0 Any Size with FCS Err Frames : 0 Broadcast data Err Frames : 0 Broadcast data Err Frames : 0 Jnicast data Err Frames : 0 Dicast control Err Frame : 0 Dicast control Err Frames : 0 Pause control Err Frames : 0 Pause control Err Frames : 0 Pause Size Frames : 187736 L28 - 255 Byte Frames : 0 Size - 511 Byte Frames : 0 Size - 512 Byte Frames : 0 Size - 1023 Byte Frames : 0 Size - 1023 Byte Frames : 0 NAX Byte Frames : 0
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Any Size with FCS Err Frame : 0 Alght Size with FCS Err Frame : 0 Aulticast data Err Frames : 0 Jnicast data Err Frames : 0 Aulticast control Err Frames : 0 Jnicast control Err Frame : 0 Jnicast control Err Frames : 0 Pause control Err Frames : 0 Pause control Err Frames : 0 256 - 511 Byte Frames : 0 1024 - 1518 Byte Frames : 0 1024 - 1518 Byte Frames : 0 MAX Byte Frames : 0
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Any Size with FCS Err Frame : 0 Any Size with FCS Err Frame : 0 Any Size with FCS Err Frames : 0 Broadcast data Err Frames : 0 Broadcast data Err Frames : 0 Jnicast data Err Frames : 0 Dicast control Err Frame : 0 Dicast control Err Frames : 0 Pause control Err Frames : 0 Pause control Err Frames : 0 Pause Size Frames : 187736 L28 - 255 Byte Frames : 0 Size - 511 Byte Frames : 0 Size - 512 Byte Frames : 0 Size - 1023 Byte Frames : 0 Size - 1023 Byte Frames : 0 NAX Byte Frames : 0
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Any Size with FCS Err Frame : 0 Alght Size with FCS Err Frame : 0 Aulticast data Err Frames : 0 Jnicast data Err Frames : 0 Aulticast control Err Frames : 0 Jnicast control Err Frame : 0 Jnicast control Err Frames : 0 Pause control Err Frames : 0 Pause control Err Frames : 0 256 - 511 Byte Frames : 0 1024 - 1518 Byte Frames : 0 1024 - 1518 Byte Frames : 0 MAX Byte Frames : 0
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Any Size with FCS Err Frame : 0 Any Size with FCS Err Frame : 0 Any Size with FCS Err Frame : 0 Broadcast data Err Frames : 0 Broadcast data Err Frames : 0 Broadcast control Err Frame : 0 Broadcast control Err Frame : 0 Pause control Err Frames : 0 Pause control Err Frames : 0 Pause control Err Frames : 0 54 Byte Frames : 375474 55 - 127 Byte Frames : 187736 128 - 255 Byte Frames : 0 512 - 1023 Byte Frames : 0 512 - 1023 Byte Frames : 0 512 - 1023 Byte Frames : 0 513 - MAX Byte Frames : 0 > MAX Byte Frames : 0 > MAX Byte Frames : 0 > MAX Byte Frames : 0 Strame Starts : 0 Broadcast data OK Frame : 0
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Any Size with FCS Err Frame : 0 Alght Size with FCS Err Frame : 0 Alght Size with FCS Err Frames : 0 Broadcast data Err Frames : 0 Diciast data Err Frames : 0 Aulticast control Err Frame : 0 Diciast control Err Frame : 0 Diciast control Err Frames : 0 Pause control Err Frames : 0 Pause control Err Frames : 0 26 Hyte Frames : 187736 128 - 255 Byte Frames : 0 256 - 511 Byte Frames : 0 1519 - MAX Byte Frames : 0 1519 - MAX Byte Frames : 0 FX Frame Starts : 0 Multicast data OK Frame : 0 Diciast data OK Frame : 0 Diciast data OK Frame : 563210
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Tabbered Frames : 0 Tabbered Frames : 0 Any Size with FCS Err Fram : 0 Aight Size with FCS Err Frame : 0 Troadcast data Err Frames : 0 Dincast data Err Frames : 0 Dincast control Err Frame : 0 Broadcast control Err Frame : 0 Dincast control Err Frames : 0 Datast control Err Frames : 0 24 Byte Frames : 375474 55 - 127 Byte Frames : 0 256 - 511 Byte Frames : 0 256 - 511 Byte Frames : 0 256 - 511 Byte Frames : 0 257 - 1023 Byte Frames : 0 258 - 518 Byte Frames : 0 259 - MAX Byte Frames : 0 250 - MAX Byte Frames : 0 251 - 0 252 - 511 Byte Frames : 0 253 - 511 Byte Frames : 0 254 - 512 Byte Frames : 0 255 - 512 Byte Frames : 0 255 - 512 Byte Frames : 0 256 - 511 Byte Frames : 0 257 - 512 Byte Frames : 0 258 - 512 Byte Frames : 0 259 - MAX Byte Frames : 0 250 - 512 Byte Frames : 0 2512 - 1023 Byte Frames : 0 2512 - 1023 Byte Frames : 0 252 - 511 Byte Frames : 0 253 - 512 Byte Frames : 0 254 - 513 Byte Frames : 0 255 - 512 Byte Frames : 0 255 - 512 Byte Frames : 0 256 - 511 Byte Frames : 0 257 - 512 Byte Frames : 0 258 - 512 Byte Frames : 0 259 - 512 Byte Frames : 0 250 - 512 B
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Tabbered Frames : 0 Any Size with FCS Err Frame : 0 Any Size with FCS Err Frame : 0 Broadcast data Err Frames : 0 Broadcast data Err Frames : 0 Broadcast control Err Frame : 0 Broadcast control Err Frames : 0 Broadcast control Err Frames : 0 Broadcast control Err Frames : 0 Broadcast Byte Frames : 0 Di24 - 1023 Byte Frames : 0 Di24 - 1518 Byte Frames : 0 NAX Byte Frames : 0 NAX Byte Frames : 0 Cx Frame Starts : 0 Broadcast data OK Frame : 0 Broadcast data OK Frame : 0 Broadcast Control Frames : 0 Broadcast Control Frames : 0
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Any Size with FCS Err Frame : 0 Alght Size with FCS Err Frame : 0 Broadcast data Err Frames : 0 Broadcast data Err Frames : 0 Jnicast data Err Frames : 0 Aulticast control Err Frames : 0 Pause control Err Frames : 0 Pause control Err Frames : 0 64 Byte Frames : 375474 55 - 127 Byte Frames : 187736 128 - 255 Byte Frames : 0 5612 - 1023 Byte Frames : 0 512 - 1023 Byte Frames : 0 512 - 1023 Byte Frames : 0 512 - 1128 Byte Frames : 0 513 - 514 Byte Frames : 0 515 - 512 Byte Frames : 0 515 - 512 Byte Frames : 0 512 - 1023 Byte Frames : 0 513 - 112 Byte Frames : 0 514 - 1518 Byte Frames : 0 515 - 512 Byte Frames : 0
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Tabbered Frames : 0 Any Size with FCS Err Frame : 0 Right Size with FCS Err Frame : 0 Broadcast data Err Frames : 0 Jnicast data Err Frames : 0 Jnicast control Err Frame : 0 Broadcast control Err Frame : 0 Broadcast control Err Frames : 0 Bause control Err Frames : 0 54 Byte Frames : 375474 55 - 127 Byte Frames : 187736 128 - 255 Byte Frames : 0 126 - 511 Byte Frames : 0 1512 - 1023 Byte Frames : 0 1519 - MAX Byte Frames : 0 1519 - MAX Byte Frames : 0 Aulticast data OK Frame : 0 Aulticast data OK Frame : 0 Broadcast Control Frames : 0 Broadcast Control Fram
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Tabbered Frames : 0 Any Size with FCS Err Frame : 0 Aight Size with FCS Err Frame : 0 Broadcast data Err Frames : 0 Broadcast data Err Frames : 0 Broadcast control Err Frame : 0 Broadcast control Err Frames : 0 24 Byte Frames : 375474 55 - 127 Byte Frames : 187736 128 - 255 Byte Frames : 0 512 - 1023 Byte Frames : 0 512 - 1023 Byte Frames : 0 512 - 1023 Byte Frames : 0 513 - MAX Byte Frames : 0 > MAX Byte Frames : 0 > MAX Byte Frames : 0 Dricast data 0K Frame : 0 Broadcast data 0K Frame : 0 Broadcast Control Frames : 0
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Tabbered Frames : 0 Any Size with FCS Err Frame : 0 Right Size with FCS Err Frame : 0 Aroadcast data Err Frames : 0 Dincast data Err Frames : 0 Dincast control Err Frame : 0 Broadcast control Err Frame : 0 Broadcast control Err Frames : 0 Datast control Err Frames : 0 24 Byte Frames : 375474 55 - 127 Byte Frames : 187736 128 - 255 Byte Frames : 0 126 - 511 Byte Frames : 0 1512 - 1023 Byte Frames : 0 1519 - MAX Byte Frames : 0 1519 - MAX Byte Frames : 0 Aulticast data OK Frame : 0 Aulticast data OK Frame : 0 Broadcast Control Frames : 0 Broadcast Control Fra
STATISTICS FOR BASE 2048 (Tx) Fragmented Frames : 0 Tabbered Frames : 0 Any Size with FCS Err Frame : 0 Aight Size with FCS Err Frame : 0 Broadcast data Err Frames : 0 Broadcast data Err Frames : 0 Broadcast control Err Frame : 0 Broadcast control Err Frames : 0 24 Byte Frames : 375474 55 - 127 Byte Frames : 187736 128 - 255 Byte Frames : 0 512 - 1023 Byte Frames : 0 512 - 1023 Byte Frames : 0 512 - 1023 Byte Frames : 0 513 - MAX Byte Frames : 0 > MAX Byte Frames : 0 > MAX Byte Frames : 0 Broadcast data 0K Frame : 0 Broadcast data 0K Frame : 0 Broadcast Control Frames :

Related Information

Design Example Registers on page 47





2.6.2. Test Procedure–Design Example with the IEEE 1588v2 Feature

Follow these steps to test the design examples in hardware using PMA serial loopback:

- *Note:* The design example starts with default data rate of 25G.
 - 1. Perform data rate switching to 10G:
 - a. In Intel Quartus Prime Pro Edition software, go to **Tools ➤ In-System Sources & Probes Editor** tool to open the default source and probe GUI.
 - b. Set the source bit[1] in source and probe to 1.
 - c. In the System Console panel, type the following commands as below to set the correct clock period for the required TX and RX MAC clock frequency in 10G speed mode:

```
reg_write 0xA05 0x66666
reg_write 0xB05 0x66666
```

- 2. Perform data rate switching to 25G:
 - a. In Intel Quartus Prime Pro Edition software, go to **Tools ➤ In-System Sources & Probes Editor** tool to open the default source and probe GUI.
 - b. Set the source bit[1] in source and probe to 0.
 - c. In the System Console panel, type the following commands as below to set the correct clock period for the required TX and RX MAC clock frequency in 25G speed mode:

```
reg_write 0xA05 0x28F5C
reg_write 0xB05 0x28F5C
```

- *Note:* 0xA05 is register that configure TX_PTP_CLK_PERIOD. 0xB05 is register that configure RX_PTP_CLK_PERIOD.
- 3. Perform system reset release after executing the data rate reconfiguration:
 - a. Click **Tools** ➤ **In-System Sources & Probes Editor** tool for the default Source and Probe GUI.
 - b. Toggle the system reset signal (Source[0]) from 0 to 1 to apply the reset and return the system reset signal back to 0 to release the system from the reset state.
 - c. Monitor the Probe signals and ensure that the status is valid.
- 4. To perform internal serial loopback test, refer to the *Test Procedure—Design Example Without the IEEE 1588v2 Feature* section of this chapter.

Related Information

- Design Example Registers on page 47
- Test Procedure—Design Example Without the IEEE 1588v2 Feature on page 23



3. 25G Ethernet Single-Channel Design Example for Intel Stratix 10 Devices

The 25G Ethernet single-channel design example demonstrates an Ethernet solution for Intel Stratix 10 devices using the 25G Ethernet Intel FPGA IP core.

Generate the design example from the **Example Design** tab of the 25G Ethernet Intel FPGA IP parameter editor. You can choose to generate the design with or without the IEEE 1588v2 feature. You can also choose to generate the design with or without the Reed-Solomon Forward Error Correction (RS-FEC) feature.

3.1. Features

- Supports single Ethernet channel operating at 25G.
- Generates design example with IEEE 1588v2 feature.
- Generates design example with RS-FEC feature.
- Generates design example separately from Intel Stratix 10 Transceiver Native PHY.
- Provides testbench and simulation script.

3.2. Hardware and Software Requirements

Intel uses the following hardware and software to test the design example in a Linux system:

- Intel Quartus Prime Pro Edition software.
- ModelSim-SE, NCSim (Verilog only), VCS, and Xcelium simulator.
- Intel Stratix 10 GX Signal Integrity L-Tile (Production) Development Kit (1SX280LU2F50E1VG) for hardware testing.

3.3. Functional Description

The 25G Ethernet single-channel design example consists of two core variants—MAC +PCS+PMA and MAC+PCS. The following block diagrams show the design components and the top-level signals of the two core variants in the 25G Ethernet single-channel design example.

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Figure 13. Block Diagram-25G Ethernet Single-Channel Design Example (MAC+PCS +PMA Core Variant) Without the IEEE 1588v2 Feature




Figure 14. Block Diagram—25G Ethernet Single-Channel Design Example (MAC+PCS +PMA Core Variant) with the IEEE 1588v2 Feature








Figure 15. Block Diagram—25G Ethernet Single-Channel Design Example (MAC+PCS Core Variant) Without the IEEE 1588v2 Feature



1. Components outside of this block are part of the design example only.

Figure 16. Block Diagram—25G Ethernet Single-Channel Design Example (MAC+PCS Core Variant) with the IEEE 1588v2 Feature



Note: 1. Components outside of this block are part of the design example only.





3.3.1. Design Components

Table 8.Design Components

Component	Description				
25G Ethernet Intel FPGA IP	Consists of MAC, PCS, and Transceiver PHY, with the following configuration: • Core Variant: MAC+PCS+PMA, MAC+PCS • Enable flow control: Optional • Enable link fault generation: Optional • Enable preamble passthrough: Optional • Enable statistics collection: Optional • Enable MAC statistics counters: Optional • Enable 10G/25G dynamic rate switching: Not selected • Enable Native PHY Debug Master Endpoint (NPDME): Optional • Reference clock frequency: 644.531250/322.265625 For the design example with the IEEE 1588 feature, the following additional parameters are configured: • Enable IEEE 1588: Selected • Time of day format: Enable 96-bit timestamp format ⁽²⁾ For the design example with the RS-FEC feature, the following additional parameter is configured: • Enable RS-FEC: Selected				
ATX PLL	Generates TX serial clocks for the 25G transceiver.				
Client logic	 Consists of: Traffic generator, which generates burst packets to the 25G Ethernet Intel FPGA IP core for transmission. Traffic monitor, which monitors burst packets that are coming from the 25G Ethernet Intel FPGA IP core. 				
Source and Probe	Source and probe signals, including system reset input signal, which you can use for debugging.				
Design Components for t	he IEEE 1588v2 Feature				
Sampling PLL	 Generates the clocks for the IEEE 1588v2 design components. latency_sclk: 156.25 MHz for latency measurement. sampling_clk: 250 MHz for ToD synchronization 				
Time-of-day (ToD) Sync	Synchronizes the 25G ToD.				
ToD Tx	ToD for transmit paths for the 25G transceiver.				
ToD Rx	ToD for receive paths for the 25G transceiver.				
Master Precision Time Protocol (PTP)	 Master PTP consists of a packet generator and a packet receiver. Packet generator: Obtains timestamp information from the 25G Ethernet Intel FPGA IP core and generates Avalon-ST packets such as Sync packet and Delay Response packet. Packet receiver: Obtains the delay request packet information from the 25G Ethernet Intel FPGA IP core and produces timestamp values. 				
Slave PTP	 Slave PTP consists of a packet generator, a packet receiver, and a packet compute. Packet generator: Obtains timestamp information from the 25G Ethernet Intel FPGA IP core and generates Avalon-ST packets such as Delay Request packet. Packet receiver: Obtains the Sync and Delay Response packets information from the 25G Ethernet Intel FPGA IP core and produces timestamp values. Packet compute: Calculates and produces the delay and offsets value based on the timestamp values. 				

⁽²⁾ The 25G Ethernet single-channel design example with IEEE 1588v2 feature only supports 96bit timestamp format.



3. 25G Ethernet Single-Channel Design Example for Intel Stratix 10 Devices UG-20110 | 2020.04.13



3.4. Simulation

The testbench sends traffic through the IP core, exercising the transmit side and receive side of the IP core.

Related Information

Simulating the 25G Ethernet Intel FPGA IP Design Example Testbench on page 8

3.4.1. Testbench

Figure 17. Block Diagram of the 25G Ethernet Single-Channel Design Example Simulation Testbench




Table 9.Testbench Components

Component	Description	
Device under test (DUT)	The 25G Ethernet Intel FPGA IP core.	
Reconfiguration Sequencer	Reconfigures the transceiver channel speed from 10 Gbps to 25 Gbps, and vice versa.	
Ethernet Packet Generator and Packet Monitor	 Packet generator generates frames and transmit to the DUT. Packet Monitor monitors TX and RX datapaths and displays the frames in the simulator console. 	
ATX PLL	Generates a TX serial clock for the Intel Stratix 10 10G/25G transceiver which is wrapped in the 25G Ethernet Intel FPGA IP core.	

Note:

For the 25G Ethernet single-channel design example with IEEE 1588v2 feature simulation testbench, refer to Figure 14 on page 28.





3.4.2. Simulation Design Example Components

Table 10. 25G Ethernet Single-Channel Design Example Testbench File Descriptions

File Name	Description					
Testbench and Simulation Files						
basic_avl_tb_top.v	Top-level testbench file. The testbench instantiates the DUT, performs Avalon-MM configuration on design components and client logic, and sends and receives packet to or from .					
Testbench Scripts						
run_vsim.do	The ModelSim script to run the testbench.					
run_vcs.sh	The Synopsys VCS script to run the testbench.					
run_ncsim.sh	The Cadence NCSim script to run the testbench.					
run_xcelium.sh	The Xcelium script to run the testbench.					

3.4.3. Test Case—Design Example Without the IEEE 1588v2 Feature

The simulation test case performs the following actions:

- 1. Instantiates and ATX PLL.
- 2. Waits for RX clock and PHY status signal to settle.
- 3. Prints PHY status.
- 4. Analyzes the results. The successful testbench sends ten packets, receives ten packets, and displays "Testbench complete."





1...

Figure 18. Sample Simulation Output for Design Example Without the IEEE 1588v2 Feature

#rx_pcs_ready[0]
#RX deskew locked
#RX lane alignment locked
#TX enabled
#** Link 0 Sending Packet
#** Link 0 Sending Packet

π	DTHY	· ·	Senaring Packet	±
#**	Link	0	Sending Packet	2
#**	Link	0	Sending Packet	3
# **	Link	0	Sending Packet	4
# **	Link	0	Sending Packet	5
#**	Link	0	Sending Packet	6
#**	Link	0	Sending Packet	7
#**	Link	0	Sending Packet	8
#**	Link	0	Received Packet	1
#**	Link	0	Received Packet	2
# **	Link	0	Sending Packet	9
# **	Link	0	Sending Packet	10
# **	Link	0	Received Packet	3
# **	Link	0	Received Packet	4
# **	Link	0	Received Packet	5
# **	Link	0	Received Packet	6
# **	Link	0	Received Packet	7
# **	Link	0	Received Packet	8
# **	Link	0	Received Packet	9
# **	Link	0	Received Packet	10
# **				
# **	Testbench compl	lete	<u>.</u>	

#**

3.4.4. Test Case—Design Example with the IEEE 1588v2 Feature

Note: For 25G Ethernet single-channel design example with IEEE 1588v2 feature simulation testbench, refer to Figure 14 on page 28.

The simulation test case performs the following actions:

- 1. Instantiates , ATX PLL, and IO PLL (sampling PLL).
- 2. Waits for RX clock and PHY status signal to settle.
- 3. Prints PHY status.
- 4. Checks for 10 valid data.
- 5. Analyzes the results. The successful testbench displays "Testbench complete." when the PTP delay and offset data are within the threshold values.





The following sample output illustrates a successful simulation test run:

```
Waiting for RX alignment...
#
# iatpg_pipeline_global_en is set
 iatpg_pipeline_global_en is set
#
# RX deskew locked.
# RX lane aligmnent locked.
# Sending packets...
#
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000064457
 #
#
 Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000064bb4
 Offset(sec[95:48],ns[47:16],fns[15:0]): 0x00000000000ffffffff8a2
#
# Offset within tolerence range.
#
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000643b5
#
 Offset(sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000000520
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000634fb
#
 # Offset within tolerence range.
#
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000063f3b
#
 # Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000063a1a
#
 # Offset within tolerence range.
#
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x000000000000000006445a
#
 # Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000063e95
 #
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x00000000000000000648d5
 #
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x00000000000000000643b5
# Offset within tolerence range.
#
#
#
 Finished sending packets.
#
#
 ** Testbench complete.
#
```



Figure 19. Sample Simulation Output for Design Example with the IEEE 1588v2 Feature (Part 1 of 2)

```
#
# Waiting for RX alignment...
# iatpg_pipeline_global_en is set
# iatpg_pipeline_global_en is set
# RX deskew locked.
# RX lane aligmnent locked.
±
# Sending packets...
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x000000000000000003c3b7
# Offset within tolerence range.
÷
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x000000000000000003d2c2
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x000000000000ffffffffb34
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000003cdf7
# Offset within tolerence range.
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x000000000000000003c363
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x00000000000000000000000
# Offset within tolerence range.
```





```
Figure 20. Sample Simulation Output for Design Example with the IEEE 1588v2 Feature (Part 2 of 2)
```

```
#
#
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x000000000000000003c883
# Offset within tolerence range.
±
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x000000000000000003c883
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x0000000000000000003cd50
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x000000000000000003c883
# Offset(sec[95:48],ns[47:16],fns[15:0]): 0x000000000000ffffffffb33
# Offset within tolerence range.
# Delay (sec[95:48],ns[47:16],fns[15:0]): 0x000000000000000003d2c3
# Offset within tolerence range.
±
# Finished sending packets.
±
± **
# ** Testbench complete.
# **
# ** Note: $finish : ./basic avl tb top.sv(129)
  Time: 150355 ns Iteration: 2 Instance: /basic avl tb top
#
```

3.5. Compilation

Follow the procedure in Compiling and Configuring the Design Example in Hardware on page 8 to compile and configure the design example in the selected hardware.

You can estimate resource utilization and Fmax using the compilation-only design example. You can compile your design using the **Start Compilation** command on the **Processing** menu in the Intel Quartus Prime Pro Edition software. A successful compilation generates the compilation report summary.

For more information, refer to *Design Compilation* in the *Compiler User Guide: Intel Quartus Prime Pro Edition*.





Related Information

Design Compilation

In Compiler User Guide: Intel Quartus Prime Pro Edition

3.6. Hardware Testing

In the hardware design example, you can program the IP core in internal serial loopback mode and generate traffic on the transmit side that loops back through the receive side.

Follow the procedure at the provided related information link to test the design example in the selected hardware.

Related Information

Testing the 25G Ethernet Intel FPGA IP Design in Hardware on page 10 More information on the procedure and hardware setup.

3.6.1. Test Procedure—Design Example With and Without the IEEE 1588v2 Feature

Follow these steps to test the design example in hardware:

- 1. Before you run the hardware testing for this design example, you must reset the system:
 - a. Click **Tools** ➤ **In-System Sources & Probes Editor** tool for the default Source and Probe GUI.
 - b. Toggle the system reset signal (Source[0]) from 0 to 1 to apply the reset and return the system reset signal back to 0 to release the system from the reset state.
 - c. Monitor the Probe signals and ensure that the status is valid.
- 2. To perform internal serial loopback test, refer to the *Test Procedure—Design Example Without the IEEE 1588v2 Feature* section of the *10G/25G Ethernet Single-Channel Design Example for Intel Stratix 10 Devices* chapter.

Related Information

- Design Example Registers on page 47
- Test Procedure—Design Example Without the IEEE 1588v2 Feature on page 23





4. 25G Ethernet Multi-Channel Design Example for Intel Stratix 10 Devices

The 25G Ethernet multi-channel design example demonstrates an Ethernet solution for Intel Stratix 10 devices using the 25G Ethernet Intel FPGA IP core.

Generate the design example from the **Example Design** tab of the 25G Ethernet Intel FPGA IP parameter editor.

4.1. Features

- Supports up to four Ethernet channels operating at 25G.
- Provides testbench and simulation script.

4.2. Hardware and Software Requirements

Intel uses the following hardware and software to test the design example in a Linux system:

- Intel Quartus Prime Pro Edition software.
- ModelSim-SE, NCSim (Verilog only), VCS, and Xcelium simulator.
- Intel Stratix 10 GX Signal Integrity L-Tile (Production) Development Kit (1SX280LU2F50E1VG) for hardware testing.


4.3. Functional Description

The 25G Ethernet multi-channel design example consists of various components. The following block diagram shows the design components and the top-level signals of the design example.





Figure 21. Block Diagram-25G Ethernet Multi-Channel Design Example (MAC+PCS+PMA Core Variant)



4.3.1. Design Components

Table 11. Design Components

Component	Description			
25G Ethernet Intel FPGA IP	Consists of MAC, PCS, and Transceiver PHY, with the following configuration: • Core Variant: MAC+PCS+PMA • Enable RS-FEC: Not selected • Enable flow control: Optional • Enable link fault generation: Optional • Enable preamble passthrough: Optional • Enable statistics collection: Optional • Enable MAC statistics counters: Optional • Enable IEEE 1588: Not selected • Enable 10G/25G dynamic rate switching: Not selected • Enable Native PHY Debug Master Endpoint (NPDME): Optional • Reference clock frequency: 644.531250/322.265625			
ATX PLL	Generates TX serial clocks for the 25G transceiver.			
Client logic	 Consists of: Traffic generator, which generates burst packets to the 25G Ethernet Intel FPGA IP confor transmission. Traffic monitor, which receives burst packets from the 25G Ethernet Intel FPGA IP confict and the second secon			
Source and Probe	Source and probe signals, including system reset input signal, which you can use for debugging.			





4.4. Simulation

The testbench sends traffic through the IP core, exercising the transmit side and receive side of the IP core.

Related Information

Simulating the 25G Ethernet Intel FPGA IP Design Example Testbench on page 8

4.4.1. Testbench

Figure 22. Block Diagram of the 25G Ethernet Multi-Channel Design Example Simulation Testbench




Table 12.Testbench Components

Component	Description
Device under test (DUT)	The 25G Ethernet Intel FPGA IP core.
Reconfiguration Sequencer	Reconfigures the transceiver channel speed from 10 Gbps to 25 Gbps, and vice versa.
Ethernet Packet Generator and Packet Monitor	 Packet generator generates frames and transmit to the DUT. Packet Monitor monitors TX and RX datapaths and displays the frames in the simulator console.
ATX PLL	Generates a TX serial clock for the Intel Stratix 10 10G/25G transceiver which is wrapped in the 25G Ethernet Intel FPGA IP core.



4.4.2. Simulation Design Example Components

Table 13. 25G Ethernet Multi-Channel Design Example Testbench File Descriptions

File Name	Description		
Testbench and	Simulation Files		
basic_avl_tb_top.v	Top-level testbench file. The testbench instantiates the DUT, performs Avalon-MM configuration on design components and client logic, and sends and receives packet to or from the 25G Ethernet Intel FPGA IP.		
Testbench Scripts			
run_vsim.do	The ModelSim script to run the testbench.		
run_vcs.sh	The Synopsys VCS script to run the testbench.		
run_ncsim.sh	The Cadence NCSim script to run the testbench.		
run_xcelium.sh	The Xcelium script to run the testbench.		

4.4.3. Test Case

The simulation test case performs the following steps:

- 1. Instantiates 25G Ethernet Intel FPGA IP and ATX PLL.
- 2. Waits for PHY status signal to settle.
- 3. Prints PHY status.
- 4. Analyzes the results. The successful testbench sends and receives packets, and displays "Testbench complete."





Figure 23. Sample Simulation Output when Ethernet Channel is Configured to 1

This figure shows a successful simulation test run when the Ethernet channel (i.e., LINK) is configured to 1. #rx_pcs_ready[0] #RX deskew locked #RX lane alignment locked #TX enabled #** Link 0 Sending Packet 1... #** Link 0 Sending Packet 2... #** Link 0 Sending Packet 3... #** Link 0 Sending Packet 4...

# **	Link	0	Sending Packet	4
# **	Link	0	Sending Packet	5
#**	Link	0	Sending Packet	6
# **	Link	0	Sending Packet	7
# **	Link	0	Sending Packet	8
# **	Link	0	Received Packet	1
# **	Link	0	Received Packet	2
# **	Link	0	Sending Packet	9
# **	Link	0	Sending Packet	10
# **	Link	0	Received Packet	3
# **	Link	0	Received Packet	4
# **	Link	0	Received Packet	5
# **	Link	0	Received Packet	6
# **	Link	0	Received Packet	7
# **	Link	0	Received Packet	8
# **	Link	0	Received Packet	9
# **	Link	0	Received Packet	10
# **				

```
#** Testbench complete.
```

#**



Figure 24. Sample Simulation Output when Ethernet Channel is Configured to 4 (Part 1 of 2)

This figure shows a successful simulation test run when the Ethernet channel (i.e., LINK) is configured to 4.

	ligare shows a sac			
rx_	_pcs_ready[0]	
rx	pcs_ready[1]	
rx	pcs ready[2]	
rx	pcs ready[3]	
RX	deskew locked			
RX	lane aligmnent	100	cked	
	enabled			
	Link	0	Sending Packet	1
	Link	0	Sending Packet	2
	Link	0		3
	Link	0	Sending Packet	4
	Link	õ	Sending Packet	5
	Link	ō	Sending Packet	6
	Link	õ	Sending Packet	7
	Link		Sending Packet	8
	Link	_	Received Packet	1
	Link		Received Packet	2
	Link			
	Link	0	Sending Packet	9
	Link		Sending Packet	10
		0	Received Packet	3
	Link	0	Received Packet	4
	Link		Received Packet	5
	Link		Received Packet	6
	Link	0	Received Packet	7
	Link	0	Received Packet	8
	Link	0	Received Packet	9
	Link		Received Packet	10
	Link	1	Sending Packet	1
	Link		Sending Packet	2
	Link		Sending Packet	3
	Link		Sending Packet	4
	Link		Sending Packet	5
	Link	1	-	6
	Link	1	Sending Packet	7
	Link	1	Sending Packet	8
	Link		Received Packet	1
	Link		Received Packet	2
	Link	1	Received Packet	9
	Link		Received Packet	10
	Link	1	Received Packet	3
	Link		Received Packet	4
	Link		Received Packet	5
	Link		Received Packet	6
	Link		Received Packet	7
	Link		Received Packet	8
	Link		Received Packet	9
**	Link	1	Received Packet	10



Figure 25. Sample Simulation Output when Ethernet Channel is Configured to 4 (Part 2 of 2)

This figure shows a successful simulation test run when the Ethernet channel (i.e., LINK) is configured to 4.

	5			· · · · · · · · · · · · · · · · · · ·
**	Link	2	Sending Packet	1
**	Link	2	Sending Packet	2
**	Link	2	Sending Packet	3
**	Link	2	Sending Packet	4
**	Link	2	Sending Packet	5
**	Link	2	Sending Packet	6
	Link	2	Sending Packet	7
	Link	2	Sending Packet	8
**	Link	2	Received Packet	1
	Link	2	Received Packet	2
	Link	2	Sending Packet	9
	Link	2	Sending Packet	10
	Link	2	Received Packet	3
**	Link	2	Received Packet	4
**	Link	2	Received Packet	5
	Link		Received Packet	6
	Link		Received Packet	7
	Link		Received Packet	8
	Link	2	Received Packet	9
	Link	2	Received Packet	10
	Link		Sending Packet	1
	Link		Sending Packet	2
	Link		Sending Packet	3
	Link		Sending Packet	4
	Link	3	Sending Packet	5
	Link		Sending Packet	6
	Link		Sending Packet	7
	Link	3	Sending Packet	8
	Link		Received Packet	1
	Link		Received Packet	2
	Link		Sending Packet	9
	Link		Sending Packet	10
	Link		Received Packet	3
	Link	3	Received Packet	4
	Link		Received Packet	5
	Link		Received Packet	6
	Link		Received Packet	7
	Link		Received Packet	8
	Link		Received Packet	9
	Link	3	Received Packet	10
**		_		
	Testbench comp	let	2.	
**				
**	***********	***	*************	******

4.5. Compilation

Follow the procedure in Compiling and Configuring the Design Example in Hardware on page 8 to compile and configure the design example in the selected hardware.





You can estimate resource utilization and Fmax using the compilation-only design example. You can compile your design using the **Start Compilation** command on the **Processing** menu in the Intel Quartus Prime Pro Edition software. A successful compilation generates the compilation report summary.

For more information, refer to *Design Compilation* in the *Compiler User Guide: Intel Quartus Prime Pro Edition*.

Related Information

Design Compilation

In Compiler User Guide: Intel Quartus Prime Pro Edition

4.6. Hardware Testing

In the hardware design example, you can program the IP core in internal serial loopback mode and generate traffic on the transmit side that loops back through the receive side.

Follow the procedure at the provided related information link to test the design example in the selected hardware.

Related Information

Testing the 25G Ethernet Intel FPGA IP Design in Hardware on page 10 More information on the procedure and hardware setup.

4.6.1. Test Procedure

Follow these steps to test the design example in hardware:

- 1. Before you run the hardware testing for this design example, you must reset the system:
 - a. Click **Tools** ➤ **In-System Sources & Probes Editor** tool for the default Source and Probe GUI.
 - b. Toggle the system reset signal (Source[0]) from 0 to 1 to apply the reset and return the system reset signal back to 0 to release the system from the reset state.
 - c. Monitor the Probe signals and ensure that the status is valid.
- 2. To perform internal serial loopback test, refer to the *Test Procedure—Design Example Without the IEEE 1588v2 Feature* section of the *10G/25G Ethernet Single-Channel Design Example for Intel Stratix 10 Devices* chapter.

Note: link_num is valid for 0 to 3 only.

Related Information

- Design Example Registers on page 47
- Test Procedure—Design Example Without the IEEE 1588v2 Feature on page 23





5. 25G Ethernet Intel FPGA IP Design Example References

This section provides information about the 25G Ethernet Intel FPGA IP core interface signals and registers in the design examples.

5.1. Design Example Interface Signals

The 25G Ethernet Intel FPGA IP core testbench is self-contained and does not require you to drive any input signals.

Table 14.Hardware Design Example Interface Signals for 25G Ethernet Intel FPGA IP
Core for Intel Stratix 10 Devices

Signal	Direction	Comments
clk100	Input	Drive at 100 MHz. The intent is to drive this from a 100 Mhz oscillator on the board.
clk_ref	Input	Drive at 644.53125 MHz or 322.265625 MHz from an oscillator on the board.
cpu_resetn	Input	Resets the IP core. Active low. Drives the global hard reset csr_reset_n to the IP core.
tx_serial	Output	Transceiver PHY output serial data.
rx_serial	Input	Transceiver PHY input serial data.
user_led[7:0]	Output	<pre>Status signals. The hardware design example connects these bits to drive LEDs on the target board. Individual bits reflect the following signal values and clock behavior: • [0]: Main reset signal to IP core • [1]: Reserved • [2]: Divided version of clk50 • [3]: Divided version of clk50 • [3]: Divided version of 100 MHz status clock • [4]: tx_lanes_stable • [5]: rx_block_lock • [6]: rx_am_lock • [7]: rx_pcs_ready</pre>

Related Information

Interfaces and Signal Descriptions Provides detailed descriptions of the Intel Stratix 10 core signals and the interfaces to which they belong.





5.2. Design Example Registers

Table 15.Hardware Design Example Register Map for 25G Ethernet Intel FPGA IP Core
for Intel Stratix 10 Devices

You access these registers with the reg_read and reg_write functions in the System Console.

Word Offset	Register Category
Variant: Single-Channel	
0X0000-0X0DFF	Register range to access the Status Registers.
0X4000-0X7FFF	Register range to access the Reconfiguration Registers.
0X10000-0X10001	Register range to access the Reconfiguration Registers module for 10G/25G switching.
0x1020	 32-bit average_offset_fnsec_r register: Read this register to obtain average offset value [47:16] in fractional nanosecond, which is derived from the offset adjustment data [96:0] of the PTP slave.
0x1021	 32-bit average_offset_fnsec_to_mem register: Read this register to obtain average offset value [15:0] in fractional nanosecond, which is derived from the offset adjustment data [96:0] of the PTP slave. Bit [31:16]: Reserved.
0x1030	 32-bit average_delay_fnsec_r register: Read this register to obtain average delay value [47:16] in fractional nanosecond, which is derived from the offset adjustment data [191:96] of the PTP slave.
0x1031	 32-bit average_delay_fnsec_to_mem register: Read this register to obtain average delay value [15:0] in fractional nanosecond, which is derived from the offset adjustment data [191:96] of the PTP slave. Bit [31:16]: Reserved.
Variant: Multi-Channel	
0x00000-0x30DFF	For multi-channel design examples, the base address of all channels are incremented with 0x10000. This corresponds to: • Channel 0 Range: 0x00300-00DFF • Channel 1 Range: 0x10300-10DFF • Channel 2 Range: 0x20300-20DFF • Channel 3 Range: 0x30300-30DFF
0x04000-0x37FFF	For multi-channel design examples, the base address of all channels are incremented with 0x10000. This corresponds to: • Channel 0 Range: 0x04000-0x07FFF • Channel 1 Range: 0x14000-0x17FFF • Channel 2 Range: 0x24000-0x27FFF • Channel 3 Range: 0x34000-0x37FFF





- Note:
- 1. For Intel Stratix 10 H-tile production device, disable the background calibration prior to accessing the transceiver core reconfiguration register, as described in the *Disabling Background Calibration* section of the *25G Ethernet Intel FPGA IP User Guide*.
- 2. Dynamic reconfiguration switching for 10G/25G is not available for multi-channel designs.
- 3. For single-channel design example, 0x4000 is the base address of the PHY registers. For example, to read the background calibration register, type reg_read 0x4542.
- 4. For multi-channel design example, the base address of the PHY registers is 0x4000 + (0x10000 * <*link num*>). For example, to read the background calibration register at channel 2, type reg_read 0x24542.

Related Information

- Control, Status, and Statistics Register Descriptions section of the 25G Ethernet Intel FPGA IP User Guide Describes the 25G Ethernet Intel FPGA IP control, status, and statistics registers.
- Disabling Background Calibration section of the 25G Ethernet Intel FPGA IP User Guide

5.3. Using Transceiver Toolkit on H-Tile Production Device

If your design example targets the H-tile production device and **Enable auto** adaptation triggering for RX PMA CTLE/DFE mode option is turned on, you must perform additional steps to configure the register 0x343 bit[0] before you can use the Transceiver Toolkit. Refer to the description for register 0x343 in the 25G Ethernet Intel Stratix 10 FPGA IP User Guide for more information.

Follow these steps to use Transceiver Toolkit:

- 1. Follow the procedure in the *Testing the 25G Ethernet Intel FPGA IP Design in Hardware* section to load the main.tcl script.
- 2. For single-channel design example, type reg_write 0x343 0x1 to hold the auto adaptation module FSM in idle state.
- 3. For multi-channel design example,
 - a. type reg_write 0x343 0x1 for channel 0
 - b. type reg_write 0x10343 0x1 for channel 1
 - c. type reg_write 0x20343 0x1 for channel 2
 - d. type reg_write 0x30343 0x1 for channel 3
- 4. Launch the Transceiver Toolkit.
- *Note:* If the register 0x343 bit[0] is not set (1'b1), the transceiver channel is not visible in the Transceiver Toolkit.

Follow these steps after you already used the Transceiver Toolkit:





- 1. Close the Transceiver Toolkit.
- 2. For single-channel design example, type reg_write 0x343~0x0 to re-start the auto adaptation module FSM.
- 3. For multi-channel design example,
 - a. type reg_write 0x343 0x0 for channel 0
 - b. type reg_write 0x10343 0x0 for channel 1
 - c. type reg_write 0x20343 0x0 for channel 2
 - d. type reg_write 0x30343 0x0 for channel 3
- *Note:* If the register 0x343 bit[0] is cleared (1'b0) when you opened the Transceiver Toolkit, the System Console may hang.

Related Information

- 25G Ethernet Intel Stratix 10 FPGA IP User Guide
- Testing the 25G Ethernet Intel FPGA IP Design in Hardware on page 10





Send Feedback

6. 25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide Archives

IP versions are the same as the Intel Quartus Prime Design Suite software versions up to v19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

If an IP core version is not listed, the user guide for the previous IP core version applies.

IP Core Version	User Guide
19.1	25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide
18.1	25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide
18.0	25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. *Other names and brands may be claimed as the property of others.



Send Feedback



7. Document Revision History for the 25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide

Document Version	Intel Quartus Prime Version	IP Version	Changes
2020.04.13	19.2	19.2.0	Added new topic—Using Transceiver Toolkit on H-Tile Production Device.
2020.02.14	19.2	19.2.0	Updated the procedure steps in the <i>Changing Target Device in Hardware Design Example</i> section.
2019.12.13	19.2	19.2.0	Updated the procedure steps in the <i>Changing Target Device in Hardware Design Example</i> section.
2019.08.29	19.2	19.2.0	Updated the instruction for the ModelSim simulator in Table: <i>Steps to Simulate the Testbench</i> .
2019.07.01	19.2	19.2.0	 Added new topic—<i>Changing Target Device in</i> <i>Hardware Design Example.</i> Updated references to Intel Stratix 10 L-Tile GX Transceiver Signal Integrity Development Kit (OPN: 1SX280LU2F50E2VG) as Intel Stratix 10 GX Signal Integrity L-Tile (Production) Development Kit (OPN: 1SX280LU2F50E1VG). Updated the <i>Generating the Design Example</i> topic to add a note to Step 8. Updated Figure: <i>Example Design Tab in the 25G</i> <i>Ethernet Intel FPGA IP Parameter Editor</i>. Updated the <i>Hardware and Software Requirements</i> topics for all design example chapters.

Document Version	Intel Quartus Prime Version	Changes
2019.05.10	19.1	 Renamed Altera Debug Master Endpoint (ADME) to Native PHY Debug Master Endpoint (NPDME).
		 Updated the hardware testing steps for the following topics:
		 Test Procedure—Design Example Without the IEEE 1588v2 Feature for 10G/25G Ethernet single-channel design example.
		 Test Procedure—Design Example with the IEEE 1588v2 Feature for 10G/25G Ethernet single-channel design example.
		 Test Procedure—Design Example With and Without the IEEE 1588v2 Feature for 25G Ethernet single-channel design example.
		 Test Procedure for 25G Ethernet multi-channel design example.
		Updated the following Figures:
		 Block Diagram—10G/25G Ethernet Single-Channel Design Example (MAC+PCS+PMA Core Variant) Without the IEEE 1588v2 Feature
		 Block Diagram—10G/25G Ethernet Single-Channel Design Example (MAC+PCS+PMA Core Variant) with the IEEE 1588v2 Feature
		 Block Diagram—10G/25G Ethernet Single-Channel Design Example (MAC+PCS Core Variant) Without the IEEE 1588v2 Feature
		 Block Diagram—10G/25G Ethernet Single-Channel Design Example (MAC+PCS Core Variant) with the IEEE 1588v2 Feature
	1	continued

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. *Other names and brands may be claimed as the property of others.

ISO 9001:2015 Registered



Document Version	Intel Quartus Prime Version	Changes
		 Updated Table: Hardware Design Example Register Map for 25G Ethernet Intel FPGA IP Core for Intel Stratix 10 Devices to include reconfiguration registers (0x04000-0x37FFF).
		• Updated the note section in the <i>Design Example Registers</i> topic.
		Made editorial updates throughout the document.
2019.01.07	18.1	 Updated the <i>Generating the Design Example</i> topic to correct target development kit in Step 8 from Stratix 10 GX FPGA Development Kit to Intel Stratix 10 L-Tile GX Transceiver Signal Integrity Development Kit. Updated Figure: <i>Block Diagram</i>-10G/25G Ethernet Single-Channel
		Design Example (MAC+PCS+PMA Core Variant) with the IEEE 1588v2 Feature.
		• Added a note to Design Example Registers topic.
2018.10.03	18.1	 Updated Table: Parameters in the Example Design Tab to update the description for Select Board.
		Updated the <i>Hardware and Software Requirements</i> topics for all desig example chapters.
		Updated the Design Components topics for all design example chapter
		Added new Figures: Plack Discusses 250 Ethemath Single Channel Design Everyold (MA
		 Block Diagram—25G Ethernet Single-Channel Design Example (MA +PCS Core Variant) Without the IEEE 1588v2 Feature
		 Block Diagram—25G Ethernet Single-Channel Design Example (MA +PCS Core Variant) Without the IEEE 1588v2 Feature
		 Block Diagram—25G Ethernet Single-Channel Design Example (MA +PCS Core Variant) Without the IEEE 1588v2 Feature
		 Block Diagram—25G Ethernet Single-Channel Design Example (MA +PCS Core Variant) with the IEEE 1588v2 Feature
		Updated Figures:
		- Example Design Tab in the 25G Ethernet Intel FPGA IP Parameter Editor
		 Block Diagram—25G Ethernet Single-Channel Design Example (MA +PCS+PMA Core Variant) with the IEEE 1588v2 Feature
		 Block Diagram—25G Ethernet Single-Channel Design Example (MA +PCS+PMA Core Variant) Without the IEEE 1588v2 Feature
		 Block Diagram—25G Ethernet Multi-Channel Design Example (MAC +PCS+PMA Core Variant)
		 Block Diagram—10G/25G Ethernet Single-Channel Design Example (MAC+PCS+PMA) Without the IEEE 1588v2 Feature
		 Block Diagram—10G/25G Ethernet Single-Channel Design Example (MAC+PCS+PMA) with the IEEE 1588v2 Feature
	• Removed Figure: Sample Simulation Output for Design Example with the IEEE 1588v2 Feature (Part 1 of 2) and Sample Simulation Output for Design Example with the IEEE 1588v2 Feature (Part 2 of 2).	
	• Updated the simulation sample output of the <i>Test Case—Design</i> <i>Example with the IEEE 1588v2 Feature</i> topic for 25G Ethernet Single- Channel design example.	
		 Updated the simulation sample output of the Test Case—Design Example with the IEEE 1588v2 Feature topic for the 10G/25G Etherne design example.
		Restructured descriptions for <i>Features</i> topics for all design example chapters.
		Streamlined the contents and document organization.
2018.06.25	18.0	Initial release.

